intel: Introduce NVL and NVL-S platforms#10156
Conversation
lgirdwood
left a comment
There was a problem hiding this comment.
LGTM, ping when Zephyr parts are merged and we can merge this.
1770e45 to
6f4caed
Compare
|
Zephyr PR zephyrproject-rtos/zephyr#94207 is now merged. west.yml commit is updated. |
lgirdwood
left a comment
There was a problem hiding this comment.
LGTM, btw we should be able to remove some of teh platform headers soon once Zephyr clock driver and IPC infra get merged.
lyakh
left a comment
There was a problem hiding this comment.
just a couple of places with apparently wrong indentation
6f4caed to
386ed29
Compare
@lgirdwood , DNM label can now be removed? |
|
CI fuzzer error unrelated to new platform and logged here #10160 EDIT: forgot about the west update, this could be related to Zephyr update since fuzzer showing thread APIs in the logs. @serhiy-katsyuba-intel could you do a stand alone PR with just the west update to see if we still get the fuzzer failure. This will confirm Zephyr issue. Thanks ! |
Draft PR with just Zephyr update: #10161 |
Thanks - #10161 fuzzer fails so looks like we are blocked on Zephyr fix. |
|
Please disable winstream logs like for PTL: |
386ed29 to
dd3e918
Compare
Done. |
Initial commit to add Nova Lake platform. Signed-off-by: Serhiy Katsyuba <serhiy.katsyuba@intel.com> Signed-off-by: Marcin Szkudlinski <marcin.szkudlinski@intel.com>
Adds Nova Lake -S (aka NVL-S, Nova Lake PCH-S, NVPS) variant of Nova Lake
ACE 4.x SoC.
NVL-S vs NVL:
2 vs 4 cores,
438.857 vs 614.4 MHz,
2048 vs 4608 KB L2 HP SRAM.
Signed-off-by: Serhiy Katsyuba <serhiy.katsyuba@intel.com>
dd3e918 to
1c2ddaf
Compare
Removed west.yml update commit. |
|
cmocka EQ mock exception is known and unrelated. @singalsu fyi. |
|
@serhiy-katsyuba-intel looks like we are missing the compiler from Zephyr SDK @cgturner1 who can add NVL compiler to ZephyrSDK ? |
|
merging now, as it may take some time for SDK update |
Initial commits to introduce NVL and NVL-S platforms.